


RTL-to-Vector-to-GDS

陶思敏 (Simin Tao)



AI-aided Design (AAD)


- **AI for IC:** Exploring new methodologies for IC design to enhance chip design quality and efficiency.
 - Traditional IC design flow (RTL-to-GDS)
 - Represent chip data using AI models (RTL-to-Vector), then use the representative information to guide chip design (Vector-to-GDS).



- 01** **RTL-to-GDS (iEDA)**
- 02** **RTL-to-Vector (AiEDA)**
- 03** **Vector-to-Vector**
- 04** **Vector-to-GDS**


RTL-to-GDS Design Flow

- EDA tools provide support for chip design, verification, and testing.



iEDA: RTL-to-GDS

- **1** EDA platform, **5** basic modules, **11** EDA tools, over **200** algorithm technologies, **300,000** lines of code, completed 4 tape-outs, 1 problem white paper, 6 technical manuals.
- **500** stars, **110** forks, **75** code contributions, supported **4** EDA competitions, supported the curriculum construction of **5** universities, and assisted over **10** EDA teams with research, with iEDA videos achieving **49,000** views.



iEDA: RTL-to-GDS

● iEDA: RTL-to-GDS

- Logic synthesis (logic optimization, technology mapping)
- Physical Design (Floorplanning, Power Network Planning, Layout, Clock Tree Synthesis, Routing)
- Sign-off Verification (Static Timing Analysis, Timing Optimization, Power Analysis, IR Drop Analysis, Simulation, Parasitic Parameter Extraction, Design Rule Checking)

iEDA-工具: 逻辑综合和优化(LogicFactory)

- RTL-netlist数据库和工具设计
- RTL-Gtech: 借助yosys
- Gtech-netlist: parser, db, API
 - 工具: abc, iMap, EPFL工具
 - 算法: 自己实现, 合作接入
- netlist:
 - 与iEDA目前的进行合并, 做物理综合

iEDA-工具: 工艺映射(iMAP)

- iMAP 1.0 完成了基本工艺映射算法以及逻辑优化算子
- 逻辑综合算子 (第五届EDA精英挑战赛赛题二官方出题工具, 麒麟杯获奖赛题)
 - Rewrite (基于4-输入真值表的NPN匹配)
 - Refactor (基于SOP表达式的优化)
 - Balance (基于AND-tree的平衡算法)
 - LUT-opt (基于FPGA工艺映射的优化算法)
- 工艺映射

iEDA-工具: 版图规划(iFP)和电源规划(iPDN)

流程

关键参数	数值
晶圆面积	1.5 x 1.5 cm ²
DR利用率	0.16654
Core面积	1.16 x 1.15 cm ²
Core利用率	0.27941
IO Pin数	110
Instance个数	297504
Net个数	311969
Pin分布	pin (n = 32) = 2092
PDN	M1, M2, M7, M8, M9, AP

iEDA-工具: 布局(iPL)

Min Wirelength Model

$$\min W(v) \quad \text{s.t. } \rho_b(v) \leq \rho_b, \forall b \in B$$

where v is cell location, $W(v)$ is wirelength, $\rho_b(v)$ is the area density in $b \in B$, ρ_b is density threshold

$$W(v) = \int_{\Omega} HPR_{L_1}(v) = \max\{x, -x\} + \int_{\Omega} \rho_b(v) \left(\frac{|x|}{\rho_b} \right)$$

$$D(v) = \frac{1}{2} \sum_{i,j} d_{ij}(v) = \frac{1}{2} \sum_{i,j} \rho_{ij}(v) \cdot |x_i - x_j|$$

$$\rho_b(v) = \frac{1}{|B|} \sum_{b \in B} \rho_b(v) \cdot \chi_b(v)$$

$$\chi_b(v) = \int_{B \cap \Omega} \chi_b(v) = \int_{B \cap \Omega} \chi_b(v) = \int_{B \cap \Omega} \chi_b(v)$$

$$\min f(v) = W(v) + \lambda \sum_{b \in B} \rho_b(v)$$

• Conjugate Gradient or Nesterov Method

iEDA-工具: 时钟树综合(iCTS)

流程

iEDA-工具: 布线(iRT)

流程

iEDA-工具: 时序分析(iSTA)

Feature

- 支持hierarchy层级的Def输入
- 支持Setup/hold分析
- 支持LDM/Elmore模型
- 支持CC与流深绑定
- 支持对任意网络扇出的支持分析
- OCV
- ADC
- IRCV
- 多电源噪声和IRDrop分析
- Hierarchy分析
- Crosstalk分析
- clock gate分析
- Latch分析

iEDA-工具: 时序优化(iTO)

DRV报告分析

- Fix timing design rule violation
- Max cap/Max slew/Max wirelength/Max fanout
- Fix setup time
- Fix hold time
- Fix setup time
- Cell sizing
- Buffer Insertion
- Load Insertion
- Buffer/load location

Setup报告分析

Hold报告分析

iEDA-工具: 功耗分析(iPA)

流程


API	功能描述
buildGraph	构建IP核数据图
readVCD	解析VCD文件
buildSeqGraph	构建时序单元子图
checkPipelineLoop	检测Pipeline环路
levelizeSeqGraph	对时序单元子图进行分层
propagateToggleSP	在图上传播Toggle与SP数据
calcLeakagePower	计算漏功耗
calcInternalPower	计算内部功耗
calcSwitchPower	计算开关功耗
analyzeGroupPower	分析功耗数据
reportPower	输出功耗报告

iEDA-工具: 设计规则检测(iDRC)


支持的DRC检测类型

- Cut Different Layer Spacing
- Cut EOL Spacing
- Cut Enclosure
- Cut EnclosureEdge
- Cut Spacing
- Metal Corner Filling Spacing
- Metal EOL Spacing
- Metal Jog/Topology Spacing
- Metal Notch Spacing
- Metal Parallel Run Length Spacing
- Metal Short
- MinHole
- MinStep
- Minimal Area

iEDA & Innovus



Placement Suggested Frequency:
iEDA/Innovus = 1.15



Routing Suggested Frequency:
iEDA/Innovus = 0.8

iEDA Code and Influence


● Code

- **GitHub:** <https://github.com/OSCC-Project/iEDA>
- **Gitee:** <https://gitee.com/oscc-project/iEDA>
- **AtomGit:** <https://atomgit.com/ieda/iEDA>
- **OpenI:** <https://openi.pcl.ac.cn/OSCC/iEDA>

Open-source is not a goal but a way! ! !

● Paper

- **iEDA: An Open-Source Intelligent Physical Implementation Toolkit and Library**, In Proc. ISEDA, 2023. **(Best Paper Award)**
- **iEDA: An Open-source infrastructure of EDA** (invited), In Proc. ASPDAC, 2024.
- **iPD: An Open-source intelligent Physical Design Tool Chain** (invited), In Proc. ASPDAC, 2024.
- **iPL-3D: A Novel Bilevel Programming Model for Die-to-Die Placement**, ICCAD, 2023.
- **iRT: Net Resource Allocation: A Desirable Initial Routing Step**, DAC, 2024
- **iCTS: Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree**, DAC, 2024



Andrew B. Kahng (ACM/IEEE Fellow, a leading promoter of international open-source EDA) introduced iEDA in the keynote presentation at the EDA International Conference ASPDAC.


这种机遇，结合开源的浪潮，为更多的年轻学子带来了落地的可能性。相较于昂贵且晦涩的商业 EDA 软件，近几年兴起的**开源 EDA**，让更多人有了接触的机会：美国的 OpenLane，欧洲的 LibrEDA，中国的 iEDA，都为年轻一代提供了前所未有的学习平台。这些开源软件大都提供了一个完整的芯片设计流程，提供丰富的教程文档，帮助学生们快速上手和理解 EDA 的基本概念。此外，开源 EDA 还有众多的社区资源和论坛，学生们可以在其中与其他热爱 EDA 的人交流和学习。国外已经有高中生利用开源 EDA 工具实现 130nm 工艺的芯片设计，国内主要面向本科生的“**一生一芯**”项目也在积极推动相关技术的普及。我们有希望看到更多的学生参与其中。

- **Open source iEDA platform and tools (including 40W lines of code)**
- **Obtained 500 stars, 110 folks, 75 people contributed code.**
- **Support the construction of EDA courses in 5 universities, and set problems for 4 EDA competitions.**
- **Supports research for over 10 domestic and 2 international EDA teams.**
- **The iEDA self-media video has received 44,000 views.**

- 01** **RTL-to-GDS (iEDA)**
- 02** **RTL-to-Vector (AiEDA)**
- 03** **Vector-to-Vector**
- 04** **Vector-to-GDS**


AiEDA: RTL-to-Vector

- **AiEDA: The first AI framework and toolbox in the EDA/IC field**
 - Supports RTL-to-Vector (RTL2Vec), converting chip data into vectorized data that can be input into AI models.



①: RTL-to-Gtech/Netlist/DEF/GDS

- Using EDA tools to transform RTL data into standard files at various stages. (Gtech/Netlist/DEF/GDS)
 - RTL-Gtech: Commerical tools: **DC**; Open Source Tools: **yosys**
 - Gtech-Netlist: Commerical tools: **DC**; Open Source Tools: **abc**, iMap, **EPFL**
 - Netlist-DEF/GDS: Commerical tools: **Innovus**; Open Source Tools: **iEDA**



② Report/Log/DB-to-json/csv/image


- **Run flow using commercial tool:** run by python->TCL
 - Intelligent generation of JSON configuration parameters
 - Generate TCL scripts for calling EDA tools based on configuration using Python.

```
from ai_infra.data_manager.data_manager import DataManager
from ai_infra.operation.script_gen.module.gen_definition import GenerateTcl
from ai_infra.operation.script_gen.module.gen_main import GenerateTCLMain

class GenerateTCL:
    """generate all TCL scripts"""
    def __init__(self):
        pass

    def generate_tcl_main(self, data_manager : DataManager):
        """generate tcl main"""
        tcl_main = GenerateTCLMain(data_manager)
        tcl_main.save_json()

    def generate_tcl_definition(self, data_manager : DataManager):
        """generate tcl definition"""
        tcl_definition = GenerateTclDefiniton(data_manager)
        tcl_definition.save_json()
```



```
#####
# initialize
#####

# create directory
if ![file isdirectory ${WORKSPACE_OUTPUT}/innovus/DB/${VERSION}] {
    #file mkdir ${WORKSPACE_OUTPUT}/innovus/DB/${VERSION}
}

# specify tech lef and ref lef
set init_lef_file " \
    $project_config(technology,tlef,[dict get $project_config(design,track) $DESIGN]) \
    $project_config(physical,lef,[dict get $project_config(design,track) $DESIGN]) \
    $project_config(physical,lef,memory) \
    $project_config(physical,lef,ipio) \
"

# specify verilog
set init_verilog $VERILOG_INPUT_PATH

# specify multi mode multi corner
set init_mmmc_file ${SRC_SCRIPT}/${EDA_TOOL}/flow/set_mmmc.tcl





set init_pwr_net "VDD"
set init_gnd_net "VSS"
set enc_source_verbose 0
set init_remove_assigns 1
set init_design_uniquify 1

init_design
```

② Report/Log/DB-to-json/csv/image

- Extract Commerical Tool Design Data for Label:** Design an automated feature extraction tool to extract features and evaluation metrics at various stages from commercial tool reports, logs, and memory data, and save them as formatted data files to create a labeled dataset.

```
#####  
# Author : longshuaiying  
# date : 2022-05-20  
# Company : PCL  
#####  
  
set rpt_dir /home/longshuaiying/FPT/  
#####  
#####*_num#####  
set inputs_num [dbGet top.numInputs]  
set outputs_num [sizeof_collection [all_outputs]]  
set insts_num [dbGet top.numInsts]  
set nets_num [dbGet top.numNets]  
  
set PGTerms_num [dbGet top.numPGTerms]  
set PGTerms_name [dbGet [dbGet top.PGTerms].name]  
set PhysInsts_num [dbGet top.numPhysInsts]  
set PhysNets_num [dbGet top.numPhysNets]  
set PhysTerms_num [dbGet top.numPhysTerms]  
set terms_num [dbGet top.numTerms]  
set reg_num [sizeof_collection [all_registers]]  
set tracks_layer [dbGet top.fPlan.tracks.layers.name]  
set tracks_num [dbGet top.fPlan.tracks.numTracks]  
  
#####*_area#####  
#####fPlan.area=?die_area#####  
set fPlan_area [dbGet top.fPlan.area]  
set core_area [dbGet top.fPlan.coreBox_area]  
set core_size [dbGet top.fPlan.coreBox_size]  
set io_area [dbGet top.fPlan.ioBox_area]  
set io_size [dbGet top.fPlan.ioBox_size]  
set blockage_area [dbGet top.fPlan.pBlkgs.area]
```




② API-to-jsonl/csv/image

• Open source flow running and extraction:

LogicFactory, iEDA

- Support **C++**、**RUST**、**TCL**、**Python**
- API Functionally complete, rich in interfaces.



C++ API

```
81 // run placer
82 if (PLFConfig::getInstance()->is_run_placer() {
83     if (tmInst->autoRunPlacer(PLFConfig::getInstance()->get_ip1_path())) {
84     }
85 }
```

TCL API

```
26 #=====
27 ## read def
28 #=====
29 def_init -path ./result/iTO_fix_fanout_result.def
30
31 #=====
32 ## run Placer
33 #=====
34 run_placer -config ./iEDA_config/pl_default_config.json
```


Python API

```
84 def run_placer(self, input_def : str):
85     self.read_def(input_def)
86
87     path = self.path_manager.get_workspace().get_config_ieda(FlowStep.place)
88     ieda.run_placer(path)
```

iEDA、AiEDA 实际项目工程代码

③ DEF-to-Vector

- Convert the map and indicator Map into matrix or tensor format.
 - Multi-channel representation: Multi-layer layout (Inst, Pin, OBS, Cut, Metal), cell density, pin density, congestion, DRC, timing distribution graph, power distribution graph.
 - Netlist, cell, metal wire, represented individually.
- Sparse storage




iBM: Vector Dataset

- **EDA Label Dataset and its Generation Framework**

- **iBM:** Tagged chip dataset, completed 60 RTLs, 120 Netlists (thousands to tens of millions of gates), 500 DEF/GDS files;


```
netlists: [
  {
    "name": "ctrl1s_mux_sel[0]",
    "pin": [
      {
        "c_x": 2350,
        "c_y": 235,
        "instance": "ctrl_34_",
        "name": "x"
      },
      {
        "c_x": 2395,
        "c_y": 242,
        "instance": "dpath_mux_158_",
        "name": "a"
      }
    ],
    "type": "SIG00L"
  },
  {
    "name": "ctrl1s_mux_sel[1]",
    "pin": [
      {
        "c_x": 2350,
        "c_y": 235,
        "instance": "ctrl_35_",
        "name": "x"
      },
      {
        "c_x": 2395,
        "c_y": 242,
        "instance": "dpath_mux_159_",
        "name": "a"
      }
    ],
    "type": "SIG00L"
  },
  {
    "name": "ctrl1s_reg_en",
    "pin": [
      {
        "c_x": 2350,
        "c_y": 235,
        "instance": "ctrl_42_",
        "name": "x"
      },
      {
        "c_x": 2395,
        "c_y": 242,
        "instance": "dpath_mux_085_",
        "name": "a"
      }
    ],
    "type": "SIG00L"
  }
],
instances: [
  {
    "name": "cell_1",
    "master": "master_1",
    "type": "core",
    "llx": 300,
    "lly": 400,
    "urx": 600,
    "ury": 800,
    "orient": "V",
    "status": "unplaced",
    "pin": [
      {
        "name": "i1",
        "c_x": 440,
        "c_y": 600,
        "net": "b1"
      }
    ]
  },
  {
    "name": "cell_2",
    "master": "master_2",
    "type": "core",
    "llx": 300,
    "lly": 400,
    "urx": 600,
    "ury": 800,
    "orient": "H",
    "status": "unplaced",
    "pin": [
      {
        "name": "i1",
        "c_x": 440,
        "c_y": 440,
        "net": "a1"
      },
      {
        "name": "i2",
        "c_x": 440,
        "c_y": 600,
        "net": "b1"
      }
    ]
  }
],
top_name": "asic_top",
"dbu": 2000,
"die": [
  {
    "llx": 0.0,
    "lly": 0.0,
    "urx": 3000.0,
    "ury": 3000.0
  }
],
"core": [
  {
    "llx": 300.0,
    "lly": 300.0,
    "urx": 3300.0,
    "ury": 3300.0
  }
],
rows: [
  {
    "num_rows": 1422,
    "row_start": 1100.0,
    "row_end": 1100.0,
    "row_height": 0.9
  }
],
tracks: [
  {
    "layer": "7AP",
    "prefer_dir": "H",
    "num": 333,
    "start": 3.46,
    "step": 4.5
  },
  {
    "layer": "7BP",
    "prefer_dir": "V",
    "num": 333,
    "start": 3.46,
    "step": 4.5
  }
],
layers: [
  {
    "name": "ap",
    "type": "routing",
    "min_width": 0.05000,
    "max_width": 4.50000,
    "width": 0.05000,
    "area": 0.01100
  },
  {
    "name": "cut1",
    "type": "cut",
    "min_width": 0.05000,
    "max_width": 4.50000,
    "width": 0.05000,
    "area": 0.01100
  }
],
routing_layers: [
  {
    "name": "ap",
    "type": "routing",
    "min_width": 0.05000,
    "max_width": 4.50000,
    "width": 0.05000,
    "area": 0.01100
  }
]
```



60 chip layout designs

```
AiEDA > application > benchmark > 28nm > gcd > output > iEDA > feature > {} gcd_place_eval.json
1 {"Wirelength":{"FLUTE":3694690,"GRWL":3650000,"HPWL":3168669,"HTree":4439356,"VTree":4633732}}
2 {"Density":{"cell":{"allcell_density":"/data/yhqi/benchmark/AiEDA/application/test/iEDA/density_map","macro_density":"/data/yhqi/benchmark/AiEDA/application/test/iEDA/density_map"}}}
3 {"Congestion":{"map":{"egr":{"horizontal":"/rt_temp_directory/initial_router/egr_horizontal.csv","union":"/rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"/rt_temp_directory/topology_generator/initial_router/egr_vertical.csv"}}}}
4 {"Timing":{"DR":{"clock_name":"core_clock","hold_tns":0.0,"hold_wns":0.109753,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425},"EGR":{"clock_name":"core_clock","hold_tns":0.0,"hold_wns":0.109753,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}}}
5 {"Power":{"DR":{"dynamic_power":0.00011826468785753447,"static_power":7.931440122061174e-06},"EGR":{"dynamic_power":0.00011720249269325531,"static_power":7.931440122061174e-06},"FLUTE":{"dynamic_power":0.00011720249269325531,"static_power":7.931440122061174e-06}}}
6
```



Machine Learning (ML)-aided Design




- **L0:** Algorithm
- **L1:** Statistics -> Algorithm
- **L2:** Statistics -> Feature -> Algorithm
- **L3:** **Statistics -> Feature -> Analysis -> Algorithm**

Machine Learning: Correlation Analysis

- TNS vs. Place_TNS, Overflow, Density, Congestion hospot, #std Cells






- WNS vs. Place_TNS, Overflow, Density, Congestion hospot, #std Cells



Machine Learning: Regression

- Linear Regression (**HPWL, routed_WL (rWL) vs. #shorts**)
 - It is observed that the scatter plot of HPWL to routed WL is similar to that of HPWL to #shorts, speculating that routed WL and #shorts have a strong correlation
 - by inferring routed WL from HPWL, combined with the linear model of routed WL and #shorts that has been fitted, we can understand the influence of HPWL on #shorts.


Features	Pearson	Spearman
HWPL vs Routed WL	0.6621	0.6828
HPWL vs #shorts	0.6250	0.6983
Routed_WL vs #shorts	0.9195	0.9215



$$\#shorts = 0.184 * rWL - 2443844$$


Machine Learning: Chip Design Classification

- Given a serials of chip designs, ML can be used to divide them as several groups




Machine Learning: Cell Classification

- For many back-end tasks, we need cluster cell instances as different parts. User can set cluster number, AiEDA return cluster result



- 01** **RTL-to-GDS (iEDA)**
- 02** **RTL-to-Vector (AiEDA)**
- 03** **Vector-to-Vector**
- 04** **Vector-to-GDS**

Representation



Downstream AI4EDA Tasks

Key AI models in the EDA field

- Breakthroughs have been achieved in timing and power analysis and prediction, extraction of 3D parasitic capacitance and resistance parameters, process library mapping algorithms, timing optimization techniques, and Steiner tree generation. Relevant achievements have been published at top EDA conferences such as DAC, ICCAD, and ICCD.

④ AiSTA: AI for Timing Analysis

Fit delay calculation, fast and precise computation of path delays.

$Path_{delay} = Cell_{delay} + Net_{delay}$

$$\begin{cases} \dot{C}x(t) + Gx(t) = Bu(t), \\ y(t) = L'x(t). \end{cases}$$

98% paths, the deviation is within 3%.

Category	Features
Cell delay	Input transition, Load capacitance, Signal polarity, Cell type, Cell port name
Wire delay	Resistance, Capacitance

$D_{fit} = \sum_{i \in N} (R_i + \sum C_i)$

$D_{EDM} = \frac{1}{\sqrt{2}} \ln 2$

$D_{ECM} = \sum_{i \in N} (R_i + \sum C_{i,t})$

$D_{EDM} = \frac{1}{\sqrt{2}} \ln 2$

Basic Feature **Enhance Feature**

H. Liu, et al., Accurate Timing Path Delay Learning using Feature Enhancer with Effective Capacitance, ISEDA'23.

④ AiST: AI for Steiner Tree

Problem: Steiner Tree Generation

Method

- Metrics and graph with routing constraints
- Construct quality graph and rank quality based on the metrics
- Extract the cost map and pin map of every cell in the same batch
- Generate overflow routing candidate (Steiner tree and center of gravity)
- Assign the batch of routing assignment graph constructed by candidate points
- Routing results

Results

Metric	Method	ADM1	ADM2	ADM3	ADM4	ADM5	NEW10	NEW12	NEW13
W1	Cell-based	380661	228112	917678	866641	978477	252466	499238	771271
	PLT-LEAS	343641	213505	917768	866641	981249	214761	451311	764723
	HR-GAN	343911	222110	915990	868175	981210	219224	452396	779125
Non-overlapping	Cell-based	181917	224429	909117	902521	991709	234949	466619	748879
	PLT-LEAS	181917	224429	909117	902521	991709	234949	466619	748879
	HR-GAN	181917	224429	909117	902521	991709	234949	466619	748879
Pin-based	Cell-based	6317	11182	53488	26113	26143	13448	18182	31548
	PLT-LEAS	11848	18721	60671	29752	29752	14948	19916	32151
	HR-GAN	39342	78644	13241	13241	13241	13648	13648	13716
Non-overlapping	Cell-based	34722	46131	131111	131646	136414	36834	46468	172139
	PLT-LEAS	34722	46131	131111	131646	136414	36834	46468	172139
	HR-GAN	34722	46131	131111	131646	136414	36834	46468	172139

Motivation

Router Without Congestion vs Our Method Avoid Congestion

④ AiCap: AI for 3D Capacitance Extration

Formulation

- Laplace's equation

$$\begin{cases} \epsilon \nabla^2 \phi = 0, & \text{in } \Omega \\ \phi = \phi_0, & \text{on } \Gamma_{in} \\ \nabla \phi \cdot \mathbf{n} = 0, & \text{on } \Gamma_{out} \end{cases}$$
- Numerical Methods: FDM, FEM, BEM, RWM
- 2.5D & 3D

Point Cloud

High resolution ensures unique geometry. Sparse data leads to redundant storage. Discretization trouble in the third dimension.

Transformer

Experiment

- Relative errors within $\pm 5\%$ reaches 96.53%.
- Average relative error is 1.4%, meeting industrial standards.

S. Wu, et al., An Adaptive Partition Strategy of Galerkin Boundary Element Method for Capacitance Extration, ASPDAC'23.
Y. Liang, et al., PCT-Cap: Point Cloud Transformer Network for 3D Capacitance Extration, ISEDA'24.

④ AiMap: AI for Tech Mapping

In tech mapping, learn cut delay and apply it to cut sorting and selection.

Minimize depth \rightarrow delay

Frame	input	output	Area	Depth	Area/TA	Delay/TA	Area/Delay
loop2	32	32	26566.96	3881.86	26561.26	6797.77	1.75
square	64	128	15738.82	2541.48	15744.07	3680.87	1.45
adder	256	128	898.31	2613.78	898.33	3770.65	1.44
sin	24	25	5288.79	1842.34	5291.94	3053.57	2.13
div	128	128	80589.98	44488.93	80593.1	66126.64	1.68
typ	256	128	219418.6	176427	219437.5	741319.2	4.21
max	512	130	2312.56	2519.89	2312.27	3698.03	1.92
sat	128	64	20274.36	4203.56	20252.2	18016.11	3.14
Multiplex	128	128	26548.65	2682.57	26548.31	4549.1	1.73
bar	135	128	2681.62	152.96	2680.39	1114.9	7.29

The gap between Depth and Delay is very large.

Junfeng Liu, et al., AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction, In Proc. ICCD, 2023.

④ AiTO: AI for Timing Optimization

RL for Buffer Insertion and Cell Sizing

- We constructed a model that combines GNN with RL, achieving better WNS optimization.
- Compared to OpenROAD, an average performance improvement of 10.006%.
- Further refined using Innovus, demonstrated an average performance improvement of 4.336% compared to directly using Innovus for optimization.

Design	Innovus	AiTO+Innovus	Imp.
Case1 (110 nm)	0.324	0.410	+26.54%
Case2 (110 nm)	0.289	0.320	+10.72%
Case3 (110 nm)	-1.035	-0.84	+18.84%
Case4 (110 nm)	-0.796	-0.708	+10.1%
Case5 (110 nm)	0.335	-0.464	+38.52%
Case6 (28 nm)	0.086	0.102	+6.97%
Case7 (28 nm)	-0.063	-0.051	+19.04%
Case8 (28 nm)	0.091	0.110	+20.87%
Case9 (28 nm)	-0.885	-0.778	+12.18%
Case10 (28 nm)	-0.974	-0.884	+4.33%

支持多种微电子、光电子器件仿真

薄膜晶体管器件仿真

阻变存储器器件仿真


环栅晶体管器件仿真

典型光电子器件仿真

AI EDA: AiMap


■ AI for Tech Mapping, learn cut delay and apply it to cut sorting and selection.

■ Minimize depth \rightarrow delay



name	input	output	Area	Depth	Area(STA)	Delay(STA)	Delay/Depth
log2	32	32	26556.98	3891.66	26561.26	6797.77	1.75
square	64	128	15738.82	2541.48	15744.07	3680.87	1.45
adder	256	129	898.31	2613.78	898.13	3770.65	1.44
sin	24	25	5206.79	1842.34	5207.04	3955.57	2.15
div	128	128	60539.96	44486.53	60509.1	66126.44	1.49
hyp	256	128	210418.6	176427	210437.5	743139.2	4.21
max	512	130	2312.56	2510.89	2312.27	3809.03	1.52
sqrt	128	64	20274.38	48291.56	20252.2	180518.1	3.74
Multiplier	128	128	25454.65	2682.57	25458.31	4649.1	1.73
bar	135	128	2681.62	152.96	2680.39	1114.9	7.29

The gap between Depth and Delay is very large.



	ABC		Strategy 1		Gain	Strategy 2		Gain	Strategy3		Gain
	Area	Delay	Area	Delay		Area	Delay		Area	Delay	
adder	898.31	3770.65	955.89	3404.78	3.3%	1095.1	2776.91	4.4%	1098.32	2642.03	7.7%
max	2312.56	3809.03	2328.33	3049.55	19.3%	2270.22	2806.23	28.2%	2270	2796.24	28.4%
sin	5206.79	3955.57	4670.22	3432.19	23.5%	4670.22	3432.19	23.5%	4670.22	3432.19	23.5%
bar	2681.62	1114.9	2571.95	616.94	48.8%	2571.95	616.94	48.8%	2571.95	616.94	48.8%
router	241.96	471.04	236.89	450.19	6.5%	230.81	456.51	7.7%	204.58	507.32	7.7%
i2c	940.93	260.22	937.38	230.86	11.7%	937.38	230.86	11.7%	937.38	230.86	11.7%
priority	772.84	2548.25	748.34	2548.25	3.2%	741.63	2548.25	4.0%	741.63	2548.25	4.0%

- Junfeng Liu, et. al., AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction, In Proc. ICCD, 2023.

AI EDA: AiCap

AI for 3D Capacitance Extration



Laplace's equation

$$\begin{cases} \varepsilon_i \nabla^2 \phi = 0, & \text{in } \Omega_i \\ \phi = \phi_0, & \text{on } \Gamma_u \\ q = \partial \phi / \partial \mathbf{n} = 0, & \text{on } \Gamma_q \end{cases} \quad \nabla^2 \phi = \frac{\partial^2 \phi}{\partial x^2} + \frac{\partial^2 \phi}{\partial y^2} + \frac{\partial^2 \phi}{\partial z^2} = 0.$$


Numerical Methods:

- FDM, FEM, BEM, RWM

2.5D & 3D



Point Cloud




High resolution ensures unique geometry

Sparse data leads to redundant storage

Discretization trouble in the third dimension

Transformer




Experiment

- Relative errors within $\pm 5\%$ reaches 96.53%;
- Average relative error is 1.4%, meeting industrial standards;

- S. Wu, et. al., An Adaptive Partition Strategy of Galerkin Boundary Element Method for Capacitance Extration, ASPDAC'23.
- Y. Liang, et. al., PCT-Cap: Point Cloud Transformer Network for 3D Capacitance Extration, ISEDA'24

AI EDA: AiSTA

AI for Timing Analysis: Fit delay calculation of path delays.



$$Path_{Delay} = Cell_{Delay} + Net_{Delay}$$

$$\begin{cases} C\dot{x}(t) + Gx(t) = Bu(t), \\ y(t) = L^T x(t), \end{cases}$$

98% paths, the deviation is within **3%**.

Category	Features
Cell delay	Input transition
	Load capacitance
	Signal polarity
	Cell type
Wire delay	Cell port name
	Output transition
	Resistane
	Capacitance

$$D_{Elmore} = \sum_{i \in N} (R_i * \sum C_D)$$


$$D_{D2M} = \frac{m_1^2}{\sqrt{m_2}} \ln 2$$

$$D_{ECM} = \sum_{i \in N} (R_i * \sum C_{eff})$$

$$D_{MD2M} = \frac{m_1'^2}{\sqrt{m_2'}} \ln 2$$

Basic Feature

Enhance Feature




- H. Liu, et. al, Accurate Timing Path Delay Learning using Feature Enhancer with Effective Capacitance, ISEDA'23.

AI EDA: AiTO

■ AI for Timing Optimization (**Buffer Insertion and Cell Sizing**)


- We constructed a model that combines GNN with RL, achieving better WNS optimization.
- Compared to OpenROAD, an average performance improvement of 10.006%.
- Further refined using Innovus, demonstrated an average performance improvement of 4.336% compared to directly using Innovus for optimization.




Design	Innovus	AiTO+Innovus	Imp.
Case1 (110-nm)	0.324	0.410	+26.54%
Case2 (110-nm)	0.289	0.320	+10.72%
Case3 (110-nm)	-1.035	-0.84	+18.84%
Case4 (110-nm)	-0.796	-0.788	+1.01%
Case5 (110-nm)	0.335	0.454	+35.52%
Case6 (28-nm)	0.086	0.102	+6.97%
Case7 (28-nm)	-0.063	-0.051	+19.04%
Case8 (28-nm)	0.091	0.110	+20.87%
Case9 (28-nm)	-0.886	-0.778	+12.18%
Case10 (28-nm)	-0.974	-0.884	+4.33%

AI EDA: AiST


AI for Steiner Tree Generation



Motivation



Method



Results


Metric	Method	ADA01	ADA02	ADA03	ADA04	ADA05	NEW01	NEW02	NEW03
WL	GeoSteiner	3389601	3209172	9330748	8865643	9784471	2320456	4595235	7371273
	FLUTE+ES	3418461	3235803	9417934	8896007	9886249	2347941	4651033	7454720
	HR-GAN	3407033	3229110	9355980	8888775	9832110	2339204	4623006	7391055
	NeuroSteiner	3438717	3247429	9459117	9003952	9915795	2365499	4668079	7480679
Time (Sec)	GeoSteiner	83.17	111.92	320.08	267.13	261.43	124.68	183.82	315.48
	FLUTE+ES	118.48	187.03	396.51	376.72	360.68	169.36	223.55	438.79
	HR-GAN	593.02	780.44	1324.81	1387.01	1384.96	849.34	1221.16	1526.86
	NeuroSteiner	347.22	461.35	1351.91	1138.66	1106.54	390.34	446.68	1225.79
OF	GeoSteiner	35945	53848	142254	45050	102300	1734	1832	584761
	FLUTE+ES	32518	50947	137104	42306	957704	1348	1713	558047
	HR-GAN	35441	53652	142131	45230	102108	1516	1857	583901
	NeuroSteiner	82	255	728	97	431	5	35	10343

AI EDA: AiMP


AI for Macro placement

- OpenC910, 200W unit, tens of millions of gates, 332 macro modules, 28nm.


- Engineer (based on commercial tools): Utilization 50%, Frequency: 526M
- AiMP: Utilization rate 50%, frequency: 654.88M, (increased by 24%).




Our Engineer Result




AiMP Result



Synopsys Engineer Result




AiMP
Synopsys: FreeForm Tool Result




- 01** **RTL-to-GDS (iEDA)**
- 02** **RTL-to-Vector (AiEDA)**
- 03** **Vector-to-Vector**
- 04** **Vector-to-GDS**

Vector-to-GDS

- Integrate existing AI-based information into EDA tools or chip design processes to achieve efficient and high-quality chip design.



Summary





最新动态



开源EDA | RISC-V

2024-8-20

iEDA团队在第四届RISC-V中国峰会组织 OSEDA论坛



EDA | 芯片 | 开源 | 智能

2024-7-20

iEDA团队在第二届CCF芯片大会组织开源智能EDA论坛



EDA | DAC

2024-06-24

iEDA团队参加61届Design Automation



Thanks

iEDA website: ieda.oscc.cc/en

陶思敏 (Simin Tao)
taosm@pcl.ac.cn