RTL-to-Vector-to-GDS







Al-aided Design (AAD)

• Al for IC: Exploring new methodologies for IC design to enhance chip design quality and efficiency.


- Traditional IC design flow (RTL-to-GDS)
- Represent chip data using AI models (RTL-to-Vector), then use the representative information to guide chip design (Vector-to-GDS).






RTL-to-GDS Design Flow

• EDA tools provide support for chip design, verification, and testing.



iEDA: RTL-to-GDS


- 1 EDA platform, 5 basic modules, 11 EDA tools, over 200 algorithm technologies, 300,000 lines of code, completed 4 tape-outs, 1 problem white paper, 6 technical manuals.
- 500 stars, 110 forks, 75 code contributions, supported 4 EDA competitions, supported the curriculum construction of 5 universities, and assisted over 10 EDA teams with research, with iEDA videos achieving 49,000 views.




iEDA: RTL-to-GDS


• iEDA: RTL-to-GDS

- Logic synthesis (logic optimization, technology mapping)
- Physical Design (Floorplanning, Power Network Planning, Layout, Clock Tree Synthesis, Routing)
- Sign-off Verification (Static Timing Analysis, Timing Optimization, Power Analysis, IR Drop Analysis, Simulation, Parasitic Parameter Extraction, Design Rule Checking)





iEDA & Innovus



Frequency: iEDA/Innovus = 1.15 Routing Suggested Frequency: iEDA/Innovus = 0.8

iEDA Code and Influence

Code

- GitHub: <u>https://github.com/OSCC-Project/iEDA</u>
- Gitee: https://gitee.com/oscc-project/iEDA
- AtomGit: <u>https://atomgit.com/ieda/iEDA</u>
- OpenI: <u>https://openi.pcl.ac.cn/OSCC/iEDA</u>

Open-source is not a goal but a way! !!

Paper


- **iEDA:** An Open-Source Intelligent Physical Implementation Toolkit and Library", In Proc. ISEDA, 2023. (Best Paper Award)
- iEDA: An Open-source infrastructure of EDA (invited), In Proc. ASPDAC, 2024.
- **iPD:** An Open-source intelligent Physical Design Tool Chain (invited), In Proc. ASPDAC, 2024.
- iPL-3D: A Novel Bilevel Programming Model for Die-to-Die Placement, ICCAD, 2023.
- **iRT:** Net Resource Allocation: A Desirable Initial Routing Step, DAC, 2024
- iCTS: Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree, DAC, 2024



Andrew B. Kahng (ACM/IEEE Fellow, a leading promoter of international open-source EDA) introduced iEDA in the keynote presentation at the EDA International Conference ASPDAC.

这种机遇,结合开源的浪潮,为更多的年轻学子带来了落地的可能性。相较于昂贵且晦涩的商业 EDA 软件,近几年兴起的**开源 EDA**,让更多人有了接触的机会:美国的 OpenLane,欧洲的 LibrEDA,中 国的 iEDA,都为年轻一代提供了前所未有的学习平台。这些开源软件大都提供了一个完整的芯片设计 流程,提供丰富的教程文档,帮助学生们快速上手和理解 EDA 的基本概念。此外,开源 EDA 还有众 多的社区资源和论坛,学生们可以在其中与其他热爱 EDA 的人交流和学习。国外已经有高中生利用开 源 EDA 工具实现 130n 工艺的芯片设计,国内主要面向本科生的"**一生一芯**"项目也在积极推动相关技 术的普及。我们有希望看到更多的学生参与其中去。


- Open source iEDA platform and tools (including 40W lines of code)
- Obtained 500 stars, 110 folks, 75 people contributed code.
- Support the construction of EDA courses in 5 universities, and set problems for 4 EDA competitions.
- Supports research for over 10 domestic and 2 international EDA teams.
- The iEDA self-media video has received 44,000 views.



AiEDA: RTL-to-Vector

• AiEDA: The first AI framework and toolbox in the EDA/IC field


 Supports RTL-to-Vector (RTL2Vec), converting chip data into vectorized data that can be input into AI models.



1: RTL-to-Gtech/Netlist/DEF/GDS

Using EDA tools to transform RTL data into standard files at various stages. (Gtech/Netlist/DEF/GDS)


- RTL-Gtech: Commerical tools: DC; Open Source Tools: yosys
- Gtech-Netlist: Commerical tools: DC; Open Source Tools: abc, iMap, EPFL
- Netlist-DEF/GDS: Commerical tools: Innovus; Open Source Tools: iEDA



② Report/Log/DB-to-jsonl/csv/image

- Run flow using commerical tool: run by python->TCL
 - Intelligent generation of JSON configuration parameters
 - Generate TCL scripts for calling EDA tools based on configuration using Python.


init design



② Report/Log/DB-to-jsonl/csv/image

• Extract Commerical Tool Design Data for Label: Design an automated feature extraction tool to extract features and evaluation metrics at various stages from commercial tool reports, logs, and memory data, and save them as formatted data files to create a labeled dataset.


÷	Author : longshuaiying
	date : 2022-05-20
	Company : PCL
==	
et	rpt_dir /home/longshuaiying/FPT/
==	======================================
et	inputs_num [dbGet top.numInputs]
et	<pre>outputs_num [sizeof_collection [all_outputs]]</pre>
et	<pre>insts_num [dbGet top.numInsts]</pre>
et	<pre>nets_num [dbGet top.numNets]</pre>
et	PGTerms_num [dbGet top.numPGTerms]
et	PGTerms_name [dbGet [dbGet top.PGTerms].name]
et	PhysInsts_num [dbGet top.numPhysInsts]
et	PhysNets_num [dbGet top.numPhysNets]
et	PhysTerms_num [dbGet top.numPhysTerms]
et	terms_num [dbGet top.numTerms]
et	<pre>reg_num [sizeof_collection [all_registers]]</pre>
et	<pre>tracks_layer [dbGet top.fPlan.tracks.layers.name]</pre>
et	<pre>tracks_num [dbGet top.fPlan.tracks.numTracks]</pre>
==	======================================
==	======================================
et	fPlan_area [dbGet top.fPlan.area]
et	core_area [dbGet top.fPlan.coreBox_area]
et	core_size [dbGet top.fPlan.coreBox_size]
et	io_area [dbGet top.fPlan.ioBox_area]
et	<pre>io_size [dbGet top.fPlan.ioBox_size]</pre>
et	blockage area [dbGet top.fPlan.pBlkgs.area]



② API-to-jsonl/csv/image


Open source flow running and extraction:


LogicFactory, iEDA



③ DEF-to-Vector

- Convert the map and indicator Map into matrix or tensor format.
 - Multi-channel representation: Multi-layer layout (Inst, Pin, OBS, Cut, Metal), cell density, pin density, congestion, DRC, timing distribution graph, power distribution graph.
 - Netlist, cell, metal wire, represented individually.
- Sparse storage






iBM: Vector Dataset

• EDA Label Dataset and its Generation Framework


• **iBM**: Tagged chip dataset, completed 60 RTLs, 120 Netlists (thousands to tens of millions of gates), 500 DEF/GDS files;



AiEDA > application > benchmark > 28nm > gcd > output > iEDA > feature > {} gcd_place_eval.jsonl

- 1 {"Wirelength":{"FLUTE":3694690,"GRWL":3650000,"HPWL":3168669,"HTree":4439356,"VTree":4633732}}
- 2 {"Density":{"cell":{"allcell_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density":"/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density": "/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density_map/allcell_density.csv", "macro_density": "/data/yhqiu/benchmark/AiEDA/application/test/iEDA/density.csv", "macro_density": "/data/yhqiu/benchmark/AiEDA/application/test/iEDA/ap
- 3 {"Congestion":{"map":{"egr":{"horizontal":"./rt_temp_directory/initial_router/egr_horizontal.csv","union":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_planar.csv","vertical":"./rt_temp_directory/topology_generator/overflow_map_gene
- 4 {"Timing":{"DR":[{"clock_name":"core_clock","hold_tns":0.0,"hold_wns":0.109753,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.109753,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.109753,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tns":0.0,"setup_wns":1.499311,"suggest_freq":999.3114743941425}],"EGR":[{"clock_name":"core_clock","hold_tns":0.0,"setup_tn
- 5 {"Power":{"DR":{"dynamic_power":0.00011826468785753447,"static_power":7.931440122061174e-06},"EGR":{"dynamic_power":0.00011720249269325531,"static_power":7.931440122061174e-06},"FLUTE":{"dynamic_power

Machine Learning (ML)-aided Design




• L1: Statistics -> Algorithm


- L2: Statistics -> Feature -> Algorithm
- L3: Statistics -> Feature -> Analysis -> Algorithm

Machine Learning: Correlation Analysis

• TNS vs. Place_TNS, Overflow, Density, Congestion hospot, #std Cells





• WNS vs. Place_TNS, Overflow, Density, Congestion hospot, #std Cells




Machine Learning: Regression

- Linear Regression (HPWL, routed_WL (rWL) vs. #shorts)
 - It is observed that the scatter plot of HPWL to routed WL is similar to that of HPWL to #shorts, speculating that routed WL and #shorts have a strong correlation
 - by inferring routed WL from HPWL, combined with the linear model of routed WL and #shorts that has been fitted, we can understand the influence of HPWL on #shorts.





Features	Pearson	Spearman
HWPL vs Routed WL	0.6621	0.6828
HPWL vs #shorts	0.6250	0.6983
Routed_WL vs #shorts	0.9195	0.9215



#shorts = 0.184 * rWL - 2443844


Machine Learning: Chip Design Classification


 Given a serials of chip designs, ML can be used to divide them as several groups

9	mgc_superblue16_a	
1	mgc_superblue19	9 , ₁₇ 2
15	mgc_superblue11_a	
5	mgc_superblue12	0
0	mgc_fft_2	
7	mgc_fft_a	
12	mgc_fft_b	
14	mgc_edit_dist_a	2.0.95 10 (5)
4	mgc_matrix_mult_a	
6	mgc_matrix_mult_c	
8	mgc_matrix_mult_b	
2	mgc_des_perf_a	
10	mgc_des_perf_b	
13	mgc_pci_bridge32_a	
3	mgc_pci_bridge32_b	
11	mgc_superblue14	


Machine Learning: Cell Classification

• For many back-end tasks, we need cluster cell instances as different parts. User can set cluster number, AiEDA resturn cluster result






Representation




Downstream AI4EDA Tasks

• Key AI models in the EDA field


Breakthroughs have been achieved in timing and power analysis and prediction, extraction of 3D parasitic capacitance and resistance
parameters, process library mapping algorithms, timing optimization techniques, and Steiner tree generation. Relevant achievements
have been published at top EDA conferences such as DAC, ICCAD, and ICCD.








- RL for Buffer Insertion and Cell Sizing
 - We constructed a model that combines GNN with RL, achieving better WNS optimization.
 - Compared to OpenROAD, an average performance improvement of 10.006%.
 - Further refined using Innovus, demonstrated an average performance improvement of 4.336% compared to directly using Innovus for optimization.






AI EDA: AiMap

■ AI for Tech Mapping, learn cut delay and apply it to cut sorting and selection.

Minimize depth —> delay



name	input	output	Area	Depth	Area(STA)	Delay(STA)	Delay/Depth
log2	32	32	26556.98	3891.66	26561.26	6797.77	1.75
square	64	128	15738.82	2541.48	15744.07	3680.87	1.45
adder	256	129	898.31	2613.78	898.13	3770.65	1.44
sin	24	25	5206.79	1842.34	5207.04	3955.57	2.15
div	128	128	60539.96	44486.53	60509.1	66126.44	1.49
hyp	256	128	210418.6	176427	210437.5	743139.2	4.21
max	512	130	2312.56	2510.89	2312.27	3809.03	1.52
sqrt	128	64	20274.38	48291.56	20252.2	180518.1	3.74
Multiplier	128	128	25454.65	2682.57	25458.31	4649.1	1.73
bar	135	128	2681.62	152.96	2680.39	1114.9	7.29

The gap between Depth and Delay is very large.

		-	-	-	-	•	-		•	-	••	_
		ABC		Strategy 1			Strategy 2			Strategy3		
		Area	Delay	Area	Delay	Gain	Area	Delay	Gain	Area	Delay	Gain
	adder	898.31	3770.65	955.89	3404.78	3.3%	1095.1	2776.91	4.4%	1098.32	2642.03	7.7%
	max	2312.56	3809.03	2328.33	3049.55	19.3%	2270.22	2806.23	28.2%	2270	2796.24	28.4%
_	sin	5206.79	3955.57	4670.22	3432.19	23.5%	4670.22	3432.19	23.5%	4670.22	3432.19	23.5%
	bar	2681.62	1114.9	2571.95	616.94	48.8%	2571.95	616.94	48.8%	2571.95	616.94	48.8%
	router	241.96	471.04	236.89	450.19	6.5%	230.81	456.51	7.7%	204.58	507.32	7.7%
J	i2c	940.93	260.22	937.38	230.86	11.7%	937.38	230.86	11.7%	937.38	230.86	11.7%
	priority	772.84	2548.25	748.34	2548.25	3.2%	741.63	2548.25	4.0%	741.63	2548.25	4.0%
)											


• Junfeng Liu, et. al., AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction, In Proc. ICCD, 2023.

AI EDA: AiCap


- Al for 3D Capcitance Extration
 - Laplace's equation

 $\begin{cases} \varepsilon_i \nabla^2 \phi = 0, & \text{in } \Omega_i \\ \phi = \phi_0, & \text{on } \Gamma_u \\ q = \partial \phi / \partial \boldsymbol{n} = 0, & \text{on } \Gamma_q, \end{cases} \nabla^2 \phi = \frac{\partial^2 \phi}{\partial x^2} + \frac{\partial^2 \phi}{\partial y^2} + \frac{\partial^2 \phi}{\partial z^2} = 0.$

- Numerical Methods:
 - FDM, FEM, BEM, RWM
- 2.5D & 3D



• Point Cloud




Transformer

High resolution ensures unique geometry

Sparse data leads to redundant storage

Discretization trouble in the third dimension




- Experiment
 - Relative errors within ±5% reaches 96.53%;
 - Average relative error is 1.4%, meeting industrial standards;

[•] S. Wu, et. al., An Adaptive Partition Strategy of Galerkin Boundary Element Method for Capacitance Extraction, ASPDAC'23.

[•] Y. Liang, et. al., PCT-Cap: Point Cloud Transformer Network for 3D Capacitance Extraction, ISEDA'24

AI EDA: AISTA

■ AI for Timing Analysis: <u>Fit delay calculation of path delays</u>.




• H. Liu, et. al, Accurate Timing Path Delay Learning using Feature Enhancer with Effective Capacitance, ISEDA'23.

AI EDA: AITO

Al for Timing Optimization (Buffer Insertion and Cell Sizing)


- We constructed a model that combines GNN with RL, achieving better WNS optimization.
- **Compared to OpenROAD**, an average performance improvement of 10.006%.
- Further refined using Innovus, demonstrated an average performance improvement of 4.336% compared to directly using Innovus for optimization.




Design	Innovus	AiTO+Innovus	lmp.
Case1 (110-nm)	0.324	0.410	+26.54%
Case2 (110-nm)	0.289	0.320	+10.72%
Case3 (110-nm)	-1.035	-0.84	+18.84%
Case4 (110-nm)	-0.796	-0.788	+1.01%
Case5 (110-nm)	0.335	0.454	+35.52%
Case6 (28-nm)	0.086	0.102	+6.97%
Case7 (28-nm)	-0.063	-0.051	+19.04%
Case8 (28-nm)	0.091	0.110	+20.87%
Case9 (28-nm)	-0.886	-0.778	+12.18%
Case10 (28-nm)	-0.974	-0.884	+4.33%

AI EDA: AiST

• Al for Steiner Tree Generation




• Motivation




HubRouter Without Congestion

Our Method Aviod Congestion



Method




Results

HK-UAN	55441	55052	112121	10200	102100	1210	1057	505701
HP CAN	35441	53652	142131	45230	102108	1516	1857	583901
FLUTE+ES	32518	50947	137104	42306	957704	1348	1713	558047
GeoSteiner	35945	53848	142254	45050	102300	1734	1832	584761
NeuroSteiner	347.22	461.35	1351.91	1138.66	1106.54	390.34	446.68	1225.79
HR-GAN	593.02	780.44	1324.81	1387.01	1384.96	849.34	1221.16	1526.86
FLUTE+ES	118.48	187.03	396.51	376.72	360.68	169.36	223.55	438.79
GeoSteiner	83.17	111.92	320.08	267.13	261.43	124.68	183.82	315.48
NeuroSteiner	3438717	3247429	9459117	9003952	9915795	2365499	4668079	7480679
HR-GAN	3407033	3229110	9355980	8888775	9832110	2339204	4623006	7391055
FLUTE+ES	3418461	3235803	9417934	8896007	9886249	2347941	4651033	7454720
GeoSteiner	3389601	3209172	9330748	8865643	9784471	2320456	4595235	7371273
Method	ADA01	ADA02	ADA03	ADA04	ADA05	NEW01	NEW02	NEW03
	GeoSteiner FLUTE+ES HR-GAN NeuroSteiner FLUTE+ES HR-GAN NeuroSteiner FLUTE+ES	GeoSteiner FLUTE+ES 3389601 HR-GAN 3418461 MR-GAN 3407033 NeuroSteiner 3438717 GeoSteiner 83.17 FLUTE+ES 118.48 HR-GAN 593.02 NeuroSteiner 347.22 GeoSteiner 35945 FLUTE+ES 32518	GeoSteiner FLUTE+ES HR-GAN 3389601 3418461 3209172 3235803 3229110 NeuroSteiner 3438717 3247429 GeoSteiner FLUTE+ES HR-GAN 83.17 118.48 111.92 187.03 780.44 NeuroSteiner 347.22 461.35 GeoSteiner 35945 53848	GeoSteiner FLUTE+ES 3389601 3209172 9330748 FLUTE+ES 3418461 3235803 9417934 MR-GAN 3407033 3229110 9355980 NeuroSteiner 3438717 3247429 9459117 GeoSteiner FLUTE+ES 118.48 187.03 396.51 MR-GAN 593.02 780.44 1324.81 NeuroSteiner 347.22 461.35 1351.91 GeoSteiner FLUTE+ES 35945 53848 142254 FLUTE+ES 32518 50947 137104	GeoSteiner FLUTE+ES 3389601 3418461 3209172 3235803 9330748 9417934 8865643 8896007 HR-GAN 3418461 3235803 9417934 8896007 NeuroSteiner 3438717 3247429 9459117 9003952 GeoSteiner 83.17 111.92 320.08 267.13 FLUTE+ES 118.48 187.03 396.51 376.72 HR-GAN 593.02 780.44 1324.81 1387.01 NeuroSteiner 347.22 461.35 1351.91 1138.66 GeoSteiner 35945 53848 142254 45050 FLUTE+ES 32518 50947 137104 42306	GeoSteiner FLUTE+ES 3389601 3418461 3209172 3225803 9330748 9417934 8865643 8896007 9886249 9832110NeuroSteiner34387173229110935598088887759886249 9832110NeuroSteiner34387173247429945911790039529915795GeoSteiner FLUTE+ES 83.17 118.48 111.92 187.03 320.08 396.51 1324.81 267.13 376.72 261.43 360.68 1384.96NeuroSteiner347.22461.351351.911138.661106.54GeoSteiner FLUTE+ES3594553848 3094714225445050 42306102300 957704	GeoSteiner FLUTE+ES 3389601 3418461 3209172 3235803 9330748 9417934 8865643 8886007 9886249 9784471 2347941 2339204NeuroSteiner343871732474299459117900395299157952365499GeoSteiner FLUTE+ES 83.17 118.48 111.92 780.444 320.08 1324.81 267.13 376.72 261.43 360.68 124.68 849.34NeuroSteiner 347.22 461.351351.911138.661106.54390.34NeuroSteiner3594553848142254450501023001734 1348	GeoSteiner FLUTE+ES 3389601 3418461 3209172 3235803 3229110 9330748 9417934 9355980 886543 8896007 9886249 9832110 2320456 2347941 239204 4595235 4651033 4623006NeuroSteiner3438717324742994591179003952991579523654994668079GeoSteiner FLUTE+ES 83.17 118.48 111.92 187.03 320.08 396.51 1324.81 261.43 1387.01 124.68 1884.96 183.82 1221.16NeuroSteiner347.22461.351351.911138.661106.54390.34446.68GeoSteiner FLUTE+ES3594553848142254450501023001734 13481832 1713


AI EDA: AiMP

• Al for Macro placement


- OpenC910, 200W unit, tens of millions of gates, 332 macro modules, 28nm.
 - Engineer (based on commercial tools): Utilization 50%, Frequency: 526M
 - AiMP: Utilization rate 50%, frequency: 654.88M, (increased by 24%).




Our Engineer Result



AiMP Result




AiMP Synopsys: FreeForm Tool Result



module conv; reg [31:0] m[0:8192]; reg [12:0] pc; reg [31:0] acc; reg[15:0] ir;


always

RTL




Vector-to-GDS

 Integrate existing AI-based information into EDA tools or chip design processes to achieve efficient and high-quality chip design.



Summary





项目和团队 > 知识和训练 > 平台和工具 > 智能和数据 > 学术和研发 > 活动和交流 > 宣传和合作 >







Thanks

iEDA website: ieda.oscc.cc/en

陶思敏 (Simin Tao) taosm@pcl.ac.cn

iEDA